Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

please help

Status
Not open for further replies.

max420

Newbie level 5
Joined
Nov 30, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,358
i m doing reed solomon encoder and decoder implementation in fpga using verilog.what is the test plan/test environment for this project?my professor ask me to submit the test environment.but i have no idea about the test environment.what should i give in this particular section of my project report?please help.thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top