Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello I have glitches in the out put of my post route simulation. Behavioural simulation output is correct. But post route simulation output is wrong.
Here is a register called data_reg_in which is asynchronously updated. It ia assigned to data_reg_out signal on pos edge of the clock cycle. data_reg_out is assigned to output port.
WITH data_reg_mux_sel SELECT
data_reg_in <= round0_out WHEN "00",
round1_10_out WHEN "01",
X"00112233445566778899aabbccddeeff" WHEN OTHERS;
PROCESS(clk, load_data_reg, data_reg_in) -- RESET WAS HERE!!!!!
BEGIN
IF(clk'event AND clk='1') THEN
IF(load_data_reg='1') THEN
data_reg_out <= data_reg_in;
END IF;
END IF;
END PROCESS;
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.