Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

please help me design multithreshold CMOS design for inverter using 45nm PTM library file in LTSpice XVI

Status
Not open for further replies.

Vidyavati

Newbie
Newbie level 2
Joined
Dec 13, 2019
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
please help me design multithreshold CMOS design for inverter using 45nm PTM library file in LTSpice XVI
 

So you want to use an obsolete version of a EDA
tool not meant for IC design, to do this? Why?

If you did a control-section variable loop and
plotted afterward, you ought to get what you
want.

On LinkedIn there's a guy "LTSpiceman" putting
up tutorials about using LTSpice for more complex
analyses, like Monte Carlo. This would be a way-
degenerate case of that (only one process param
afffected, and determinstically).

I'd bet that the LTSpice "formerly Yahoo!" group
would have stuff on this, buried in the mound of
chatter.

ltwiki.org might be a good place to start.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top