bibiboo
Newbie level 4
- Joined
- Sep 1, 2012
- Messages
- 5
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,318
I want to build a circuit to get the signals state like in the timing diagram above. I have tried using a d flip flop connect to WR signal but i can get the OBF signal go low. I don't know how to make the out put buffer full signal go low by rising edge of WR and reset it to high by rising edge of ACk signal. Please help me. Thanks first