Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

please answer this Digital IC Design question

Status
Not open for further replies.

rafia123

Newbie level 3
Newbie level 3
Joined
Jul 30, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Draw the circuit diagram of a one-bit Dynamic Shift Register, based on
CMOS inverters and transmission gates, using a 2-phase,
non-overlapping clock. Briefly explain the operation of the circuit

Modify your design such that it has a parallel input and can store data
when the clock is stopped. Briefly explain its operation

For a Double Layer Metal, N-Well, CMOS technology, produce a
detailed stick diagram of the parallel load shift register cell, showing
how it connects to adjacent cells
 

Attachments

  • image.jpg
    image.jpg
    1.8 MB · Views: 79

is it homework? You should do your homeworks by yourself.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top