Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pipeline problem? urgently !!!

Status
Not open for further replies.

rickyice

Junior Member level 2
Junior Member level 2
Joined
Jun 7, 2006
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,428
hi all,
five stage pipeline(if,id,ex,ma,wb)
consider the following sequence of instructions:
LD R10,1000[R20] ;LOAD R10 FROM MEMORY, ADDR R20+1000
ST 2000[R20],R10 ;STORE R10 TO MEMORY, ADDR R20+2000
SUB R20,R20,4 ;R20=R20-4
BNZ R20,L1 ;GOTO L1 IF R20!=0

try to reorder such instructions and insert least 'nop' to perform correctly;
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top