Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pin size plot in IC layout

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Visit site
Activity points
15,235
Hello,

I see some people plot the pins of the circuit in the layout design as big as they can for the power supply rails, will it has physical meaning ?

Thank you
 

The large pin (port) size is potentially a very useful thing - using it, you can pass your design intent to downstream tools.
The "design intent" here is your knowledge or requirements, that the area under the pin shape (usually rectangular) should be equipotential, and/or that the pin shape is where connection to the upper (hierarchy) metal layers should be made.

Parasitic extraction tools have commands to "accept" that information, and short all the fracturing points (sub-nodes) under the pin shape.

Very often though, extraction tools will just place a single discrete point, where you place the port text label (equal to net name), and the information about the finite (large) pin shape gets lost.

Large size ports are important for power nets, for power FETs, and in some other situations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top