Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase Shift in timing calculation / reports

Status
Not open for further replies.

aditya1579

Member level 2
Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,624
Hi,

In my timing runs, I see that the phase shift appears as 0.5ns in the timing reports. But since the rest of the reports is in ps, I see a huge slack (WNS). How do I resolve this to make the tool take 500ps as the phase shift, thus correcting the slack no to where it should be ?

The clock period is indeed 0.5ns as in the sdc file.

Thanks,
Aditya
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top