Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Perl/TCL/C(++) library for handling verilog code

Status
Not open for further replies.

eternal_nan

Full Member level 3
Full Member level 3
Joined
Mar 10, 2003
Messages
154
Helped
26
Reputation
52
Reaction score
11
Trophy points
1,298
Location
eternity
Activity points
1,412
tcl used with verilog

Hi All,

Is anyone aware of a freely available library that enables easy parsing
and possibly modification of wiring and hieararchies in verilog code from
a script/program ? Any of the usual languages that are used on unix systems would be fine (perl, tcl, c, python...).
 

verilog tcl

You can find some links of perl scripts in the FAQs of comp.lang.verilog. There is also a perl library in www.verilog.net. Hope it is helpful.
 

It is gone but i remember i can access it by way of some kind of web cache . I forgot the web-cache site name . Do anyone know the way to browser the obsolete web page ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top