Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PCI Output Buffer Design

Status
Not open for further replies.

avt

Member level 5
Member level 5
Joined
Apr 25, 2005
Messages
86
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,981
Hello guys,

I have to fiddle right now with the PCI bus and I`m reafding the spec.

I`m confused about some issues which are not realy explained why they are inthe way they are in the PCI-spec.

Could someone here please explain me why a 22 ohm load is assumed for the load (or the other way round for the source sid termination) of the output buffer. The trace and stubs should as far as I figured out have both 60-100 ohm.

Is here anybody who knows some good background literature about the line driver / receiver spec of the pci bus including transmission line effects.

Is there somewhere in the net some source where it`s shown how a pci output buffer is implemented ? (not just an ibis-model)

regards,

avt
 

the source and the load termination resistors are normally given as a part of the protocol. These values are decided based upon the waveshape/SI requirements on a proposed circuit board.
These values are decided by hte protocol designers.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top