Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PCB Reflections when trace move from one trace to other

Status
Not open for further replies.

hioyo

Advanced Member level 4
Full Member level 1
Joined
Aug 18, 2021
Messages
116
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
899
What are the things needs to be taken to avoid reflections

1) When trace is routed in multiple layers.
 

Lets us say DDR4 address and CLOCK lines as an example
--- Updated ---

1) Match impedance.
May I know how to do that when the signal is moving via multiple layers
 

Apparently the question is referring to discontinuities caused by vias.
Additional options:
- use a signal integrity design tool to check the signal quality with actual PCB layout
- design the via padstack (e.g. by adjusting the antipad size) to match the trace impedance
- minimize number of vias used along a trace
- use backdrilling if necessary
 

Apparently the question is referring to discontinuities caused by vias.
Additional options:
- use a signal integrity design tool to check the signal quality with actual PCB layout
- design the via padstack (e.g. by adjusting the antipad size) to match the trace impedance
- minimize number of vias used along a trace
- use backdrilling if necessary
This question was asked to me in an interview.The Question was "What are the precautions needs to be taken when a high speed signal is routed in multiple layers,to avoid SI problems and impedance dicontonuity issues"

My answer was put vias near to the trace where it is crossing,so that return current can take that path.

May I know the correct answer.
 

This question was asked to me in an interview.The Question was "What are the precautions needs to be taken when a high speed signal is routed in multiple layers,to avoid SI problems and impedance dicontonuity issues"

My answer was put vias near to the trace where it is crossing,so that return current can take that path.

May I know the correct answer.
your answer seems correct. A ground stitched VIA or a stitched capacitor is required when changing reference layer or if a signal is routing in multiple layer. This is to avoid EMI issues. You also need to make sure to re-calculate trace impedance for those layers where transition is happening.
 

What are the things needs to be taken to avoid reflections

1) When trace is routed in multiple layers

The below methods can mitigate the reflections in PCB.

Impedance Matching
Design control impedance Lines
Use signal routing and layer stack-up
Differential Signaling

regards
Linda
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top