ffllyyffllyy
Newbie level 1
Is there any EDA vender's simulator product can support parallel simulation of pure VHDL design ?
Must take use of multicore CPU resource to reduce simulation time.
Must supported by modern CPUs, not just limited by one old CPU family.
Does the simulator need mannually partition or automatically ?
I have read Synopsys's VCS LCA release note, features such as DLP PMX PVHDL , seems unsupport, and ALP speeds up not much.
Must take use of multicore CPU resource to reduce simulation time.
Must supported by modern CPUs, not just limited by one old CPU family.
Does the simulator need mannually partition or automatically ?
I have read Synopsys's VCS LCA release note, features such as DLP PMX PVHDL , seems unsupport, and ALP speeds up not much.