Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

parallel scan simulation failure

lusian07

Newbie
Newbie level 1
Joined
Aug 19, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
I am encountering failures in parallel simulation. I am using the TSMC STD library and conducting post-simulation with the VCS tool. The root cause appears to be abnormal behavior in the standard cells. STD cells like BUF and AO are not functioning according to their truth tables. The same issue occurs even without applying SDF.

I don’t think there are any special simulation options being used. What could be the problem?

vcs -R -l vcs.log -f ./top.dft.f -j 8 -full64 +v2k -debug_access+all \
-o simv -sverilog -realport -wreal res_sum \
-lca -kdb -reportstats -top $top_nmae \
+fsdb+delta +define+no_wrning
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top