Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I used the attached circuit for over and under voltage cutoff. I found out that the PMOS damaged when I slowly reduce the input voltage close to 9V. Any idea why this happen?
FROM INITIAL analysis of u r sch, i found that
at 9v i/p the zener current supplied is around 15uAmp, which probably may not be sufficient to maintain the zener voltage, so try maintain the same resistor ratio and reduce the resistor values 4.7K and 75K
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.