output states of a CMOS gate

Status
Not open for further replies.

anhnha

Full Member level 6
Joined
Mar 8, 2012
Messages
322
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Visit site
Activity points
3,684
Please help me with the question in the picture about pull-up and pull-down networks.

 

Attachments

  • output states of general logic gate.PNG
    63.1 KB · Views: 320

No, because an input "0" turns on a PMOS and off, a
NMOS. A "1", vice versa. If the two gates are co-driven
(like is shown) you get the 1/0 choice; if you drive them
complementary you get the X/Z duo. Which probably is
not the plan.
 
Reactions: anhnha

    anhnha

    Points: 2
    Helpful Answer Positive Rating
Thanks. I meant they are co-driven. This means that we don't have crowbarred (X) and high impedance (Z) in CMOS logic gates with complementary pull-up and pull-down networks. That is a bit surprised to me.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…