Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

output buffer and pin model

Status
Not open for further replies.

husseinadel

Full Member level 3
Full Member level 3
Joined
Jan 25, 2006
Messages
156
Helped
19
Reputation
38
Reaction score
6
Trophy points
1,298
Location
EGYPT,CAIRO
Activity points
2,647
HELLO

i am designing output buffer ,,so i must take the pad and bond wire parasitics,,so, in simulation i may put load as capacitance of pad, bond wire inductance and package capacitance ,,the question is what is the effect of the coil and how to compensate its effect........thanks

regards
HUSSEIN
 

HALLOOO

please i need the answer to this question urgently ,,if anyone try to answer me it would be great
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top