Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Out of memory in Cadence simulation

Status
Not open for further replies.

ElvisMak

Newbie level 1
Newbie level 1
Joined
May 19, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
8
I encounted a problem is when I run around 10 times of simulations (small-size circuit), the cadence will say repeatedly more of less "out of memory and reset the cdsSpice by using -s option".

Then, I follow this sentence to enlarge the memory, for example "cdsSpice -s200", but when the Analog Enivronment do simulation, it will automatically reset to "cdsSpice -s100".

I am using Cadence 5 with AMS c35b4 HitKit.

How can I fix this problem?

Thanks a lot.
 

You must add physical memory or virtual memory!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top