Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Optimizing sooch current mirror design

Status
Not open for further replies.
A

analog_match

Member level 2
Member level 2
Joined
Nov 4, 2008
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,641
sooch current mirror

I am trying to design a sooch current mirror. Can someone give me what guidelines I should use to optimize my design, that is meet the specs in the best way possible without going crazy with transistor sizes. I want to achieve 1V dropout max over temp and process with max 1 % variation in current. Supply variations are 2.7-3.3V.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top