Opinions and reviews of NeoCell

Status
Not open for further replies.

franck

Member level 3
Joined
Jul 17, 2005
Messages
65
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,288
Location
Paris - France
Activity points
2,033
Is there someone who used this tool?
What is the main goal of this tool?
Is it usefull for process migration?
Is this more a tool for transistor level or cell level?

I'll appreciate any comments.

Thanks,

Franck
 

Re: NeoCell

Is there someone who used this tool? -- Yes I have been using this tool for 2 years
What is the main goal of this tool? --> Super Analog layout (you can call this as layout synthesis for Analog layout)
Is it usefull for process migration? --. NO. For migration we use, VLM (virtuoso layout migrate from Cadence)
Is this more a tool for transistor level or cell level? -- both , depending on your design

Need more help ?
 

Re: NeoCell

Thanks for your reply.
- How NeoCell deals with the number of via or contact during routing?
- Could I use Neo Cell to route a full analog toplevel chip?
- Is NeoCell able do route in diagonal?
- How do define a specific spacing between 4 phases for example? Are you doing this in the schematic?
- Does NeoCell optimize the area of the layout by splitting mos? Is this something you have to set or a general rule of this tool?
- How Neocell deals with inductors?
- How Neocell deals with mim cap?
- Could you define a specific form factor for a current mirror for example?
- Could you set neocell to route a net to multiple devices with the same resistance?
- Could you define a unit cell (w, l, n, tap ... ) to layout a big devices array?

Thanks a lot.

Franck.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…