raghuvlsi
Member level 1
![Member level 1](/styles/images/ranks/dlevel1.gif)
Hai iam trying for job on vlsi as a physical design engineer(Fresher).
i have completed my course on cadance tools
1.Encounter 6.2 version
2.STA(synopsys)
i have intresting on place&route and timing.
i have done the projects like USB Wrapper(130nm),PCI Full Chip(180nm).
can any one give guidence regarding how to try for job with this qualification.
MY QUALIFICATION:
1)BE(ECE)2005
2)PHYSICAL DESIGNER AS A TRAINEE
3)ADVANCED PG DIPLOMA IN VLSI.
if u have any references please help me.
MY ID:raghuvenegalla@gmail.com
i have completed my course on cadance tools
1.Encounter 6.2 version
2.STA(synopsys)
i have intresting on place&route and timing.
i have done the projects like USB Wrapper(130nm),PCI Full Chip(180nm).
can any one give guidence regarding how to try for job with this qualification.
MY QUALIFICATION:
1)BE(ECE)2005
2)PHYSICAL DESIGNER AS A TRAINEE
3)ADVANCED PG DIPLOMA IN VLSI.
if u have any references please help me.
MY ID:raghuvenegalla@gmail.com