Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

open-loop test procedure for an OPA

Status
Not open for further replies.

guomenghan

Newbie level 3
Newbie level 3
Joined
Dec 17, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,319
Dear Friends:
Several months ago,I have designed a two-stage OTA and fabricated in 0.18um CMOS technology.Now,I faced with some problems in testing my OTA.I have already worked out some close-loop test procedures for the OTA,however,recently I have seen some papers showing their open-loop test results using network analyzer.I have no idea about how to use this open-loop method to test my circuit,could you give me some advice as to this question.Eager for your answer.THANK YOU
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top