opamp settling simulation problem

Status
Not open for further replies.
A

Aijue

Newbie level 4
Joined
Nov 7, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
hi guys,
when i take my opamp for settling simulation, i got a strange result.The pic is in the attachment. The question is why the settling curve have a turning to become a smaller settling.
Did you have met such problem? What a headache.

Thanks!
[/quote]
 

You are seeing either a gain or bias transition; for example
a cascoded output will have a pretty constant current
until the guard device runs out of headroom and then
the mirror current will roll off in the manner shown. This
means small signal modeling is not to be trusted even
at V=0 (transition is pretty ugly right there).
 

    A

    Aijue

    Points: 2
    Helpful Answer Positive Rating
thanks freebird, i got some insights. My opamp is folded cascoded.
Do you mean when input a large pulse voltage, my current source MOS device is driven into linear region?
Could you tell me how to set the tail current and the cascode current?

Best regards!
 

It's normal, that large signal step response is different from small signal.

Apart from an apparent static error, the shown step response looks somewhat overcompensated and far
from usual high speed OP behaviour with package parasitic inductances and similar real world phenomenia.
 

    A

    Aijue

    Points: 2
    Helpful Answer Positive Rating
Input pulse rise time is 0.1ns. I want the settling time is less than 10ns.
How's the relationship between the settling time and the rise time?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…