Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thx stefanm, but i still have the problem, for example, In the first test a difference in threshold voltage of 10mV was added to the M1-M2 input devices.
What changes i need to do in order the threshold difference of 10 mV between M2 and M1? I always think that threshold voltage is a fixed value that we can find in Spice Model. In my case BSIM3v3
I've just read through the article. In case of 2 inputs of comparator, how do you modify the DOTB? The practical example in that article having 4 input..
thx
Added after 3 hours:
i'm having problem implementing the integrator and differential buffer. What i did was, i just took the universal op-amp model. it is similar to the picture in the my attachment. Is that ok??
I was using spectre, so I was able to use ideal integrator using veriloga. I have attached my implementation of figure 2 (with some variation) from the paper. This picture shows the feedback path. The comparator was in a different schematic. My comparator was 2 input as well.
The same loop can be implemented using ideal opamps. Why don't you post your test bench and I will see if I can spot the issue.
I attached my test bench and the snapshot. You can simulate directly in LTSpice if you want. I've just simulated it and found 9mV offset (if i'm right). Is everything ok with my test bench?
I don't have access to LTSpice. But I can give you some pointers.
A couple things:
1. I assume the output of your comparator is latched. If it is not, you need to add a latch to the output. Only the latched data should be used to drive the integrator. For example. during the sampling phase the clocked comparator outputs could be shorted to the inputs. This should not affect your loop.
2. Make sure you understand what S1 does. This switch is mostly for optimization of the simulation.
3. S3 can probably be replaced with an initial condition on the capacitor.
4. A reference voltage of 20m is a little small. I would expect it to be closer to the middle of your supply range. Of course, the offset voltage will change with your reference voltage. This change is a measure of the Common Mode Rejection.
Over all, it looks like you have the right idea. If your wave forms look like those in the paper, you are probably okay. The wave forms should look very much like they do in the paper. You need to be able to explain any variations if there are any. Remember that your offset voltage is the average of (Vf - Vin) of your comparator.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
