Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Offset simulation when no process mismatch models are given

Status
Not open for further replies.
H

hacksgen

Member level 3
Member level 3
Joined
Jul 20, 2006
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,781
process mismatch

Hi,

A question on offset calculation for a comparator. I have the preamp followed by dynamic latch type comparator for which i wuold like to calculate the offset . I have looked up the document on calculating offsets and seen the dc simulation, monte carlo methods for offset calculation. these rely on the parameter process mismatch models to calcualte the offsets. how abt when the foundry has not offered such a model . in this case how can one calculate the offset values in cadence.

thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top