Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Nwell floating when doing ERC check

Chenxin Jiang

Newbie
Newbie level 4
Joined
Apr 17, 2024
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
Hi,

I was doing LVS check for my backend design. I use tsmc 28nm hpcp library and Innovus+Calibre flow.
It tells me that there exits floating n_well in my design and my lvs check doesn't pass.

I found that the floating n_wells belong to the endcap along the block boundary inside the block(I use bottom up flow).
After I check the layout file, I notice that these n_wells have no contact with other n_wells, comparing with other rows.

The Innovus command is shown below
set endcap_right "BOUNDARY_LEFTBWP30P140"
set endcap_left "BOUNDARY_RIGHTBWP30P140"
set endcap_top "BOUNDARY_LEFTBWP30P140 FILL2BWP30P140"
set endcap_bottom "BOUNDARY_LEFTBWP30P140 FILL2BWP30P140"
I guess my set up of adding physical cells in Innovus is wrong and I have attached the screenshots.
Could you please give me some idea?

Thanks!
1713841506483.jpg


WX20240423-110600.png


WX20240423-110724.png
WX20240423-110805.png

WX20240423-145619.png
 
Thanks Sam, I have fixed that error. I didn't insert welltap cell on the endcap row, hence they're not connected to the power net.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top