Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Noise of SC circuit in sampling phase

Status
Not open for further replies.

analogman

Junior Member level 1
Junior Member level 1
Joined
Nov 28, 2004
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
219
Now I study noise analysis of SC circuit , especially refering to Pipeline ADC papers(called MDAC).
And there is a question I can't find out.

In sampling phase, why shouldn't we need to think of thermal noise
contribution of opamp?
Most of the papers say thermal noise contribution in sample phase
is caused by kT/C noise(ON resistance).
But it in hold phase is caused by both kT/C and Opamp.

In sampling phase, opamp input is virtual ground, so don't we need to think about that ?

If any books say the reason, tell me please.
Sorry for my poor English.
Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top