noise analysis of the flip around S/H circuit?

Status
Not open for further replies.
T

tumati

Newbie level 5
Joined
Sep 18, 2004
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
71
How do I do hand calculation for the flip around Sample and Hold circuit? We generally use KT/C to estimate the noise of the switched capacitor circuit, but what is the more accurate analysis for the noise output during the Hold Phase? the noise during the sample phase?
Thanks a lot.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…