NOCG problem - theoretical size finding, reducing time space

Status
Not open for further replies.

Monady

Advanced Member level 4
Joined
Dec 1, 2008
Messages
109
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,298
Visit site
Activity points
2,151
NOCG Problem

Hi dear all friends,
i have to use of None-Overlapping Clock Generator(NOCG) in my project.although NOCG circuit is so simple but i don't know how can design this circuit. is it possible to find size of transistors theoretically or we must find sizes with time consuming trial and error procedure?
i spent to many times for this circuit but unfortunately i couldn't find any explicit solution. i want to reduce time space between PH1 and PH2 (depicted with arrow in the attached pic), but it wasn't possible via changing aspect ratios of transistors.
Clk=1GHz
I would be appreciated for any suggestion.
 

NOCG Problem

The non-overlapping time is the delay through the chain: td(NOR)+2*td(INV). If you want to decrese it, remove those two inverters.
 

    Monady

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…