Non AMP

NOC router latency help

Thread starter surajsasidarn
Start date Jan 19, 2013

Status: Not open for further replies.

Jan 19, 2013

#1

S

surajsasidarn

Newbie level 4

hi,
how to find the latency of a router (designed in vhdl ), is there any specific tool available .

Jan 19, 2013

#2

M

moottii

Full Member level 2

You can find delays of your design's paths in "Synthesis Report" in ISE
and "TimeQuest Timing Analyzer" in Quartus II.

Status: Not open for further replies.

Similar threads

S
Floating point IP cores Latency problem
- Started by Soh_bhat
- Mar 28, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Microchip FPGA : Need help in some PCIe Throughput calc
- Started by dpaul
- Sep 14, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
[SOLVED] Please help for Data transferring between Verilog Modules
- Started by EDA_hg81
- Aug 12, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
C
Seeking Help with VHDL Timing Issue in Arithmetic Operation
- Started by chandra1502
- Aug 29, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design