Nios ii and interrupt

Similar threads

• A

  Map report remove most coregen blocks and designed this as Loadless

  • Started by antonkurka
  • Aug 24, 2024
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Virtex II Pro doesn't work properly

  • Started by MSAKARIM
  • Nov 4, 2022
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  Quartus II 13.1 - Web Edition pin assign window question

  • Started by barnea10
  • Dec 28, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• L

  Image Encryption and Decryption using VHDL

  • Started by Lightning89
  • Feb 14, 2024
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• G

  Watchdog timers and FPGA designs

  • Started by gahelton
  • Nov 25, 2023
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design