Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

NF simulation problem!!

Status
Not open for further replies.
T

tiger_ads

Member level 3
Member level 3
Joined
Jun 17, 2005
Messages
56
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,946
when i simulation LNA, i want to know the effect of gate-to-source voltage on NF, so i replace the bias circuit by Vdc source, and sweep the Vdc as parameters,but it don't seem to work as my expectation. where the problem is? how to solute it??
thanks!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top