Negative Port Impedance CST Studio ?

Max01800

Junior Member level 3
Joined
Jan 5, 2024
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
169
I'm trying to simulate a simple microstrip line like in the photo. I'm using discrete port as you can see.



In the tree options there is the section of Discrete port --> Impedances.

For Port 2 [1] the real part of the impedance is -50 Ohm


since Z=V/I, I suppose that it's negative because the current and voltage in frequency domain have opposite sign on port 2 [1].





I've seen that if the two discrete ports are in opposite verse the current sign doesn't change while the voltage sign does change.

if the discrete ports have the same verse then the current sign does change while the voltage's sign doesn't change



this doesn't make sense to me. The real part should be positive.
 
Last edited:

if the discrete ports have the same verse then the current sign does change while the voltage's sign doesn't change

Makes sense, because for port 1 excitation, the current goes OUT OF port 1 (source) and goes INTO port 2 (sink)
Make sure both ports have the same direction, i.e. the port arrow goes down on both ports, or up on both ports, but not mixed.
 

Makes sense, because for port 1 excitation, the current goes OUT OF port 1 (source) and goes INTO port 2 (sink)
Make sure both ports have the same direction, i.e. the port arrow goes down on both ports, or up on both ports, but not mixed.
And is this also the reason why Re{Z(port 2[1])}<0 ?
 

And is this also the reason why Re{Z(port 2[1])}<0 ?
I'm not sure, but if the voltage measurement has wrong sign this might be the reason. I user other EM tools, so I don't know what other side effects the mixed port direction has in CST.
 

I'm not sure, but if the voltage measurement has wrong sign this might be the reason. I user other EM tools, so I don't know what other side effects the mixed port direction has in CST.
the problem is not the mixed port direction. Even when I use both ports with the same direction I get Re{Z(port 2[1])}<0. But if you say that it does make sense that the current on port 2 has opposite sign I think that is the reason.
 

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…