Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have two files which contain the worst case speed condition for 0.6u process, one for pmos and the other for nmos. they are in BSIM3v3 and i use them with hspice level49 as a library (.LIB) for simulation . now i am searching for worst case of 0.25 and 0.18 micron process, also in BSIM.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
