kangeti
Newbie level 1
- Joined
- Nov 21, 2013
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 5
Hi, I want to do a project titled " Technique to reduce glitch power consumption at physical design stage in cmos circuits" IEEE 2012 paper. I request for suggestions regarding the design which I can consider to write RTL code for doing this project.