Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need Package Parasitic Model for Simulaiton of LC VCO

Status
Not open for further replies.
G

girih192002

Full Member level 2
Full Member level 2
Joined
Aug 4, 2007
Messages
130
Helped
19
Reputation
38
Reaction score
11
Trophy points
1,298
Location
India
Activity points
2,116
Hi,
I am working on design of LC VCO for 2.4 GHz. it is integrated with on-chip LDO and Buffer.

1. I would use 8 Pin Leadlless package. I need package parasitic model may be with approximate Values. if you have any paper then please give me.
I will be thankfull to you.


2. also I am seeking help on design of buffer for LC VCO. Please help me on these issues.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top