Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need information about BIST for I/Os circuits

Status
Not open for further replies.

rajesh13

Full Member level 2
Full Member level 2
Joined
Jul 7, 2004
Messages
125
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
Greater Noida, India
Activity points
1,209
BIST for I/Os circuits

Does anybody have some info about the BIST (Built in self testing) for I/Os circuits.
 

Re: BIST for I/Os circuits

Hi,
NASA has some information about BIST for digital circuits. For analog design you would have to monitor the voltages at some specific points.
B R M
 

Re: BIST for I/Os circuits

Hi~~

The BIST is used for convenient testing of some regular digital logic, such as memories. I have never heard the BIST to be used in the analog circuit testing. But, I do not mean any built-in alnalog test circuit cannot be integrated into the analog IC. If so, it will be fantastic.

Bye~~
 

Re: BIST for I/Os circuits

OK, if you are just talking about the normal IO pad cell, in their testing, the electrical specification is more important, which means most of the time you have to generate test vector to measure Voh Vol, leakage current etc.
If you refer to a wider range of IO, for example, high speed interface IO, for all these analog block, sometimes designer will build in BIST circuit, which used for testing in FAB.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top