need help in project

this is my coding for generating sine and cosine function by using CORDIC algorithm....
pls check this coding and the error...

looks like Verilog with poor indenting and poor comments. There is no error reported in your post. What do you want us to do?

in my coding after genvar i ; not executed ....pls run my coding and see what's happening .....

Hi

While I have no intention of simulating your code, I can see some issues in your use of the generate statement. Generate blocks are used to save typing, and do not execute at runtime. As a thought experiment, remove the generate and for statements and write the block of code out 16 times, incrementing i by 1 each time. (This is essentially what generate does).

You will see that you will have defined the wire Z_sign 16 times, which is redundant. Likewise for your definiton of X_shr and Y_shr.


Your assigns to X_shr and Y_shr are problematic. They will unroll to:


You would never actually type anything like that out. Becasue of the way that Verilog works, the end result is that the last assignment for each of X_shr and Y_shr will be the ones used.

I don't what you mean when you say "doesn't execute" but you do have some strange code because of the way you wrote your generate statement.

r.b.

hello rberek sir ,
thanks ....I will use that portion as u say .....
I am not verymuch familiar with verilog and this algorithm CORDIC ....
so I will try and post the modified code again .....
pls verify that too

1st study a verilog book and understand the concepts.then write the coding

- - - Updated - - -

Arun_tamilan said:

this is my coding for generating sine and cosine function by using CORDIC algorithm....

Code:

`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    12:15:05 08/25/2013 
// Design Name: 
// Module Name:    cordic 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module cordic clock,angle,Xin,Yin,Xout,Yout);
parameter XY_SZ=16;
localparam STG=XY_SZ;
input clock;
input signed[31:0]angle;
input signed[XY_SZ-1:0]Xin;
input signed[XY_SZ-1:0]Yin;
output signed[XY_SZ:0]Xout;
output signed[XY_SZ:0]Yout;
wire signed [31:0]atan_table[0:30];
assign atan_table[00] = 32'b00100000000000000000000000000000;
assign atan_table[01] = 32'b00010010111001000000010100011101;
assign atan_table[02] = 32'b00001001111110110011100001011011;
assign atan_table[03] = 32'b00000101000100010001000111010100;
assign atan_table[04] = 32'b00000010100010110000110101000011;
assign atan_table[05] = 32'b00000001010001011101011111100001;
assign atan_table[06] = 32'b00000000101000101111011000011110;
assign atan_table[07] = 32'b00000000010100010111110001010101;
assign atan_table[08] = 32'b00000000001010001011111001010011;
assign atan_table[09] = 32'b00000000000101000101111100101110;
assign atan_table[10] = 32'b00000000000010100010111110011000;
assign atan_table[11] = 32'b00000000000001010001011111001100;
assign atan_table[12] = 32'b00000000000000101000101111100110;
assign atan_table[13] = 32'b00000000000000010100010111110011;
assign atan_table[14] = 32'b00000000000000001010001011111001;
assign atan_table[15] = 32'b00000000000000000101000101111101;
assign atan_table[16] = 32'b00000000000000000010100010111110;
assign atan_table[17] = 32'b00000000000000000001010001011111;
assign atan_table[18] = 32'b00000000000000000000101000101111;
assign atan_table[19] = 32'b00000000000000000000010100011000;
assign atan_table[20] = 32'b00000000000000000000001010001100;
assign atan_table[21] = 32'b00000000000000000000000101000110;
assign atan_table[22] = 32'b00000000000000000000000010100011;
assign atan_table[23] = 32'b00000000000000000000000001010001;
assign atan_table[24] = 32'b00000000000000000000000000101000;
assign atan_table[25] = 32'b00000000000000000000000000010100;
assign atan_table[26] = 32'b00000000000000000000000000001010;
assign atan_table[27] = 32'b00000000000000000000000000000101;
assign atan_table[28] = 32'b00000000000000000000000000000010;
assign atan_table[29] = 32'b00000000000000000000000000000001;
assign atan_table[30] = 32'b00000000000000000000000000000000;
reg signed[XY_SZ:0] X[0:STG-1];
reg signed[XY_SZ:0] Y[0:STG-1];
reg signed[31:0] Z[0:STG-1];
wire[1:0]quadrant;
assign quadrant=angle[31:30];
always @ (posedge clock)
begin
case(quadrant)
2'b00,
2'b11:
begin
X[0]<= Xin; 
Y[0]<= Yin;
Z[0]<= angle;
end
2'b01:
begin
X[0]<= -Yin; 
Y[0]<= Xin;
Z[0]<= {2'b00,angle[29:0]};
end
2'b10:
begin
X[0]<= Yin; 
Y[0]<= -Xin; 
Z[0]<= {2'b11,angle[29:0]};
end
endcase
end
genvar i;
generate
for(i=0;i<(STG-1);i=i+1)
begin: XYZ
wire Z_sign;
wire signed [XY_SZ:0] X_shr,Y_shr;
assign X_shr=X[i]>>>i;
assign Y_shr=Y[i]>>>i;
assign Z_sign=Z[i][31];
always @ (posedge clock)
 begin
 X[i+1]<=Z_sign?(X[i]+Y_shr):(X[i]-Y_shr);
 Y[i+1]<=Z_sign?(Y[i]-Y_shr):(Y[i]+X_shr);
 Z[i+1]<=Z_sign ?(Z[i]+atan_table[i]):(Z[i]-atan_table[i]);
 end
end 
endgenerate
assign Xout=X[STG-1];
assign Yout=Y[STG-1];
endmodule

pls check this coding and the error...

Click to expand...

i found dis coding helpful arun. i was struck with the name for generate statement.nw i got clarified