Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
but how would one determine its maximum frequency? Are we to look at the propagation delay of the 'not' gate and hence, calculate how many odd stages are required to produce the desired frequency?
in this case I would use a simple ring oscillator as it has already been suggested. Put down odd number of inverters and with the variation of their vdd voltage the output frequency will change as well. This vdd is obviously not vdd!, which is the common positive rail.
So: odd number of inverters + change of their power supply -> frequency changes.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.