Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The cross-coupled transistors TP3,TP4 & TN3,TN4 should be slightly (a few %) wider than their parallel acting counterparts TP5,TP6 & TN5,TN6 *). In your (not easily legible) Cadence layout plot it seems the other way round (at least for the upper transistors).
*) see e.g. Hans Camenzind's online book (loadable via the link given in FvM's answer from 05 Apr 2010 10:17 in **broken link removed**), Fig. 11-19, page 11-14.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.