Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

NCVerilog cannot dump out waveform

Status
Not open for further replies.
J

jiang

Advanced Member level 4
Full Member level 1
Joined
Dec 31, 1999
Messages
111
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Taiwan
Activity points
855
Hi guys,

When I run the gate level simulation, ncverilog cannont dump out waveform.
It shows
"ERROR: ACC VISNOC
Attempting to place a value change callback on top.HCLK which does not have read access.
.\easy_bfm.v, 65: $fsdbDumpvars."
I used $dumpvars to dump waveform, but it did still not work.
I used $monitor to monitor variables and then variables did change their values in time.
Does anyone help me?

Best Regards,
jiang
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top