optimized
Newbie level 4
![Newbie level 4](/styles/images/ranks/blevel1.gif)
SA,
when I perform an stb analysis in cadence for PLL model I have made using verilog-a i get (nan ) in all the fields of stability
I am putting the Iprobe between the VCO block & the divider block & I am selecting it as a probe of instance
I am sure there is some thing wrong but I do not know which is wrong
when I perform an stb analysis in cadence for PLL model I have made using verilog-a i get (nan ) in all the fields of stability
I am putting the Iprobe between the VCO block & the divider block & I am selecting it as a probe of instance
I am sure there is some thing wrong but I do not know which is wrong