Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It makes sense the outputs switch between 5 and 10 V depending on if CLK is 0V or 5V. I will simulate it.
I was trying to see what happens before the outputs reach the final values of 5 and 10V.
As in how the circuit starts and builds up to those final voltages...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.