Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

N-Well Shielding Question

Status
Not open for further replies.

ccw27

Full Member level 5
Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
In a p-type substrate, the n-well can be placed under capacitors, inductors, or bond pads to provide a low-capacitance shield. My question is whether you can leave the n-well terminal floating? In simulation it seems to be ok but not sure if there will be any side effects after fabrication.

Thanks
 

In my opinion, I think it is better to tie the terminal to a clean source to avoid any substrate coupling .
 

So is it ok to connect to a clean ground rather than Vdd? Because I dont have a clean Vdd available.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top