Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

My 6 layers FPGA DDR3 board layout. Any comment? Thank you.

Status
Not open for further replies.

zsuhh

Junior Member level 3
Junior Member level 3
Joined
Jan 29, 2014
Messages
28
Helped
3
Reputation
6
Reaction score
3
Trophy points
3
Activity points
179
layer01:
layer01.jpg

layer02:
layer02.jpg

layer03:
layer03.jpg

layer04:
layer04.jpg

layer05:
layer05.jpg

layer06:
layer06.jpg
 

Not much to say without knowing what's what...
I did notice however that sometimes you have narrowing of power/ground planes - make sure that the current in these sections is low enough.

- - - Updated - - -

Not much to say without knowing what's what...
I did notice however that sometimes you have narrowing of power/ground planes - make sure that the current in these sections is low enough.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top