Reply to thread

There are apparently misunderstandings what "program code" means. I would also read it as synthesizable VHDL, anyway.

I think the biting discussion tone has been brought up by original poster's big talk which doesn't sound inviting to me. Therefore only a scarse comment. I believe the problem can be well solved by writing solely synthesizable VHDL, this way you don't need to care if it's for simulation or hardware.