Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reply to thread

What are you trying to achieve? If you are targeting to synthesizable HDL, timed wait statements must replaced by clocked timers. 10 ns resolution (100 MHz clock) should be no problem with recent FPGA or CPLD.


Part and Inventory Search

Back
Top