multiple PCIe end-points in single root complex?

[sijukrishnan]

Hi all,


Let me make a general query related to PCIe.



Consider there is a 8-lane PCIe root complex integrated in a SoC. Can I connect the root complex to eight independent single lane PCIe end points? If yes, how the reference clock to be routed? How should be the architecture.



Thanks

Siju