Non AMP

Multiple Channel Analyzer Design Project for my PhD

Thread starter engtokhy
Start date Aug 31, 2009

Status: Not open for further replies.

Aug 31, 2009

#1

E

engtokhy

Newbie level 6

Did any one Design a Multiplee Channel Analyzer with FPGA?

If yes, Can you helpe me to understand this project?

Many thanks.

Aug 31, 2009

#2

Kripton2035

Advanced Member level 4

there is a nice one explained here :

http://lekernel.net/blog/?p=72

Status: Not open for further replies.

Similar threads

G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
D
[SOLVED] Multiple driver issue
- Started by Digistu01
- Aug 12, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Oct 27, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
[Merged] Why it cannot be read by Design Compiler? (reading takes too long/stuck)
- Started by KYLI0418
- Nov 5, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design