multilevel PWM signals

Status
Not open for further replies.
M

mess123

Member level 5
Joined
Nov 30, 2008
Messages
89
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,810
Hi,
What is the true meaning of multilevel PWM?? How do I generate multilevel PWM?? Can we get a constant duty cycle (not sinosoidal) multilevel PWM??
Is there any reference paper for this?

Thanks in advance.
 

Last edited:

Thank you RCinFLA for this quick reply.
I haven't understood how does duty cycle (%) relate with this multilevel PWM??
In two level PWM, it is understood well, that it is Ontime/total time??? So in multilevel too, it is the average_on/full period??
I hope to get kind reply again... thanks in advance
 

Same as two level, just breaking the two level PWM into individual stacked sub-segments of the larger voltage range.

Only trick is the sublevels need to range from 0 to 100% duty cycle to have proper crossover linearity, unless overlapping power supplies are used.
 

Thank you once again... Is there any reference for verilog code to do this project (i.e. generation of say 3 level 3 phase PWM using FPGA)... I want to generate the PWM signals through Altera DE2 board.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…