Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

multi-phase clock generation for dc-dc power regulator

Status
Not open for further replies.

pianomania

Member level 5
Member level 5
Joined
Jun 15, 2006
Messages
83
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,906
clock power dc

i wanna design a voltage regulator which has three phase , but how to generate a
3 phase clock source ?

solution 1 : with the original clock , then triple it , but how to multiplex it without multiplexer drop , and if the clock speed is large , then this method seems not a good idea .

solution 2 : base on the original clock , then generate the 1/3 period delay cell , but the delay cell may not just exactly equal to the 1/3 period of clock, when clock source has variation , for example , temp or process variation.. etc.

does anyone have good suggestions
 

three phase clock

what frequency do yuo want.

You can spin the binary 111000111000111000....

through a SIPO shift register......the parallel outputs will be your 120 degree phase shifted oscillator signals.

or you can program a pic's pins to give the 120 degree phase shifted outputs....as long as freq is a integer multiple of the reguired individual frequencies
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top